Abstract -The self-oscillating flyback converter is a popular circuit for cost-sensitive applications due to its simplicity and low component count. It is widely employed in mobile phone chargers and as the stand-by power source in off-line power supplies for data-processing equipment. However, the optimization of this circuit is almost exclusively performed by a cutand-try approach since its operation is generally not well understood. This paper presents a detailed steady-state analysis of the self-oscillating flyback converter along with its small-signal model. Design guidelines of the control circuit and loop compensation are presented and verified on an offline, stand-by, 5-V/ 2-A power supply.
I. INTRODUCTION
The self-oscillating flyback converter, often referred to as the ringing choke converter (RCC), is a robust, lowcomponent-count circuit that has been widely used in lowpower off-line applications. Since the control of the circuit can be implemented with very few discrete components without loss of performance, the overall cost of the circuit is generally lower than the conventional PWM flyback converter that employs a commercially available integrated control .
Generally, the operation of the circuit is not well understood. This is primarily due to the fact that existing literature deals with the circuit in a very superficial manner [1] - [2] . Therefore, the design of this converter usually follows a cut-and-try approach, which is a time consuming process and which usually doesn't lead to an optimized design.
The purpose of this paper is to present a complete designoriented steady-state analysis and small-signal model of the self-oscillating flyback converter that can be used in the optimization of this circuit. In addition, a step-by-step design procedure of the control circuit is presented and verified on an off-line, 5-V/2-A, stand-by power supply.
II. ANALYSIS OF OPERATION
The self-oscillating flyback converter operates at the boundary of continuous/discontinuous conduction mode (CCM/DCM) and utilizes peak current mode control. Therefore, the circuit operates with a variable switching frequency. The implementation of the control is done discretely, which is simple and cost effective since the pulsewidth modulator (PWM) and switch driver are implemented with a single transistor, a positive-feedback winding, and a resistor divider network. In applications which do not require tight regulation, a simple feedback control consisting of a single zener diode may be implemented. However, in applications which require a tight output regulation, such as applications with a wide range of input voltage and load current, an error amplifier is often implemented.
The circuit diagram of an isolated self-oscillating flyback converter with output voltage control is shown in Fig. 1 . Transformer T 1 consists of 2 secondary windings: output winding N S1 and positive-feedback winding N S2 . Main output V O1 is isolated, and tightly regulated by error amplifier E/A, whereas auxiliary output V O2 is not isolated, and is loosely regulated by main output V O1 through transformer T 1 . Output voltage V O1 is sensed through a resistor divider consisting of resistors R d1 and R d2 , and compared at the input of a transconductance type amplifier (TL431) to a stable voltage reference located within the TL431 device. Components C EA1 , C EA2 , and R EA1 are used as compensation to stabilize the voltage control loop. The difference between the sensed output voltage and the voltage reference is amplified by TL431 and reflected to the primary side through optocoupler IC 1 as error current i e , which in turn develops error voltage V e across (the sum of) resistors R S and R F . Error voltage V e is summed with a voltage proportional to switch current i S1 and compared at the PWM modulator, which is implemented with bipolar junction transistor (BJT) Q 1 , to a fixed voltage threshold, which, in this case, is cut-off voltage V γ of transistor Q 1 . Zero-current detect components C ZCD and R ZCD , along with winding N S2 , sense, with some delay, the continuous/discontinuous conduction mode (CCM/DCM) boundary of transformer T 1 , and delivers charge to main switch S 1 to initiate switch turn-on. Finally, circuit start-up is 
A. Steady-State Operation
In order to simplify the explanation of the converter shown in Fig. 1 during steady-state operation, several approximations have been made. The first approximation is to neglect the leakage inductance of transformer T 1 . This eliminates the need to consider the action of a voltage clamp across primary winding N P which is implemented to protect main switch S 1 from voltage ringings. The second approximation is to model error current i e as a constantcurrent source, i.e., to replace compensated error amplifier TL431, opto-coupler IC 1 , capacitor C F , and resistors R d1 , R d2 , R A , and R B with constant-current source i e . The final approximation is to neglect the capacitance C GD between the gate and drain terminals of main switch S 1 and to model the terminal capacitances between the gate and source C GS and between drain and source C DS as input capacitance C ISS and output capacitance C OSS respectively. In addition to these approximations, it is assumed that C O1 >>C O2 , and R L1 <<R L2 . The assumption C O1 >>C O2 implies that the ripple voltage of output V O2 is greater than the ripple voltage of main output V O1 . Another assumption is that time constant R ST C ISS is much greater than switching period T S , i.e., R ST C ISS >>T S . With this assumption, it is possible to ignore start-up resistor R ST during steady-state operation. Finally, it is assumed that rectifiers D 1 and D 2 are ideal i.e., have zero forward voltage drop while conducting.
To facilitate the explanation of the converter operation, Fig. 2 shows eleven topological stages of the circuit in Fig. 1 during a switching cycle, including the reference directions of currents and voltages, whereas Fig. 3 Fig. 2(a) , magnetizing current i M is instantaneously commutated from switch S 1 to output rectifiers D 1 and D 2 since it is assumed that leakage inductance L lkg of the transformer is zero. In the presence of winding resistances (not shown in Fig. 2 
. This voltage induces current i ZCD through resistor R ZCD which discharges capacitors C ISS and C ZCD . At the same time, transistor Q 1 is off and current i e flows through the loop consisting of resistors R F , R S , and R L2 . It should be noted that transistor Q 1 will be in the off state only if it's base-emitter voltage V Qbe is below it's cut-off voltage V γ . Since, from Fig. 2(a) ,
The stage in Fig. 2 (a) ends at t = t 1 when voltage V GS has decreased to the voltage level which is approximately one diode voltage drop below voltage V Qbe of transistor Q 1 so that its base-collector pn junction becomes forward biased.
After base-collector diode D bc starts conducting at t = t 1 , current i e is divided between resistor R F and the base of Q 1 . Because collector-emitter voltage V Qce is negative, transistor Q 1 operates in the inverse-constant-current region and current i Qce flows from the emitter to collector, as shown in Fig. 2 (b) . During this stage, capacitor C ZCD continues to discharge by the sum of currents i Qce and i Qbc . As a result, voltage V Qbe increases exponentially as illustrated in waveform (f) of Fig. 3 . At the same time, currents i 1 and i 2 continue to decrease. This stage ends at t = t 2 when rising voltage V O2 reaches the winding voltage V 2 and rectifier D 2 turns off. Meanwhile, capacitor C ZCD continues to discharge through winding N S2 , as shown in Fig. 2 (c). During this stage, current i 1 continues to decrease. This stage ends at t = t 3 when current i 1 reaches zero, i.e., when magnetizing energy of the transformer is completely discharged.
Since at t = t 3 , drain-source voltage V DS of switch S 1 is higher than input voltage V IN , capacitor C OSS starts to resonantly discharge through magnetizing inductance L M , as can be seen in waveform (b) of Fig. 3 . As a result, primary voltage V P decreases, causing a proportional decrease in secondary voltage V 2 . As the secondary voltage decreases, the voltage across resistor R ZCD also decreases which decreases current i ZCD . This topological stage ends at t = t 4 when current i ZCD reaches zero.
After t = t 4 , current i ZCD starts flowing in the opposite direction so that capacitors C ZCD and C ISS start to charge, as shown in Fig. 2 (e). Since the increase of voltage V GS leads to the increase of collector-emitter voltage V Qce , diode D bc turns off, causing the turn-off of transistor Q 1 . At the same time, capacitor C OSS continues to resonantly discharge, which further decreases secondary winding voltage V 2 . As a result, the voltage across resistor R ZCD increases which causes a further increase of current i ZCD . This topological stage ends at t = t 5 when the voltage across the windings of the transformer become equal to zero. After t = t 5 , capacitor C OSS continues to discharge and the winding voltages change polarity, as shown in Fig. 2 (f). Because in this topological stage voltage V O2 + V 2 , which drives current i ZCD , continues to increase, current i ZCD also continues to increase. This increased current i ZCD causes an increase of voltage V GS , which in turn produces a further discharge of capacitor C OSS and consequently a further increase in the sum of voltages V O2 and V 2 . This positive feedback continues until voltage V GS reaches voltage V TH at t = t 6 and switch S 1 is turned on by entering it's constant-current region.
After t = t 6 , gate-source voltage V GS continues to increase 0-7803-7405-3/02/$17.00 (C) 2002 IEEE as current i ZCD continues to flow through capacitor C ISS , as shown in Fig. 2(g ). This stage ends at t = t 7 when gate-source voltage V GS reaches the level where switch S 1 begins operating in the ohmic region, i.e., when switch S 1 is fully turned on. After switch S 1 is fully turned on at t = t 7 , drainsource current i S1 starts increasing linearly with slope
. As a result, voltage drop V S = i S1 R S across sensing resistor R S also increases with the same slope. This Since after t = t 8 voltage V Qbe continues to increase because voltage V S = i S1 R S increases, base current i Qbe of Q 1 increases causing the increase of current i Qce . This topological stage ends at t = t 9 when current i Qce becomes equal to current i ZCD and gate-source capacitance starts discharging, as shown in Fig. 2(j) . As voltage V GS decreases, switch S 1 is turning off. At t = t 10 , voltage V GS decreases to threshold voltage V TH of switch S 1 so that S 1 is turned off. After switch S 1 is turned off at t = t 10 , output capacitance C OSS of switch S 1 begins to charge so that voltage V DS begins to increase. This topological stage shown in Fig. 2 
A. Small-Signal Model
To achieve tight output voltage regulation and good dynamic performance while ensuring system stability, compensation components C EA1 , C EA2 , and R EA1 need to be determined. However, the design optimization of the error amplifier compensation requires knowledge of the smallsignal transfer functions in the control loop. Since the selfoscillating flyback converter operates with a variable switching frequency, the small-signal block diagram model differs from that of the conventional, constant-frequency type PWM converter, as discussed in [3] .
To facilitate the design optimization of the control loop, the self-oscillating flyback circuit in Fig. 1 has been simplified to include only circuit elements which plays a role in the feedback control, as shown in Fig. 4 . Zero-current-detect components R ZCD and C ZCD , which are related to the switching transitions, and zener diode ZD 1 , which clamps the potential of the gate terminal of switch S 1 , are neglected. Also, since small-signal error current e iˆ is not a function of output voltage V O2 , but rather is a function of small-signal error amplifier current EA iˆ, auxiliary winding N S2 , capacitor C O2 , resistor R L2 , and rectifier D 2 can be neglected. Smallsignal error current e iˆ can, therefore, be represented as a dependent current source, as shown in Fig. 4 . Finally, start-up resistor R ST is neglected.
Based on this equivalent circuit, the small signal block diagram is derived, as shown in are summarized in Table 1 .
By defining transfer function
, the system is reduced to a single loop system with loop gain
II. DESIGN GUIDELINES
The design of the power stage of the self-oscillating flyback converter follows the well established design rules for the flyback converter operating at the boundary of continuous conduction mode and discontinuous conduction mode (CCM/DCM), and is out of the scope of this paper. However, the selection of zero-current-detect components R ZCD and C ZCD , as well as the components related to the feedback loop, is generally not well understood, and is therefore discussed below in detail.
A. Steady-State Considerations
To achieve good output voltage regulation during steadystate operation, ramp voltage i S1 R S summed with dc voltage i e (R F +R S ) must fit within the "regulation window" throughout the line and load range, as illustrated in Fig. 6 . The upper limit of the regulation window is the cut-off voltage V γ of transistor Q 1 , which is inherent to the transistor selected, whereas the lower limit of the regulation window is defined by the full load current. To achieve output voltage regulation, resistors R B , R S , and R F must be carefully selected to limit the error current within this regulation window.
Maximum error current max e i occurs at minimum load, as shown in Fig. 6 . At minimum load, less energy is needed to maintain the output voltage which is why the on time of switch S 1 is very short. Conversely, minimum error current occurs at full load because a longer on time is needed to store the required energy. It should be noted that unlike the standard PWM, whose on time is determined at the moment the ramp voltage reaches the control voltage, the on time of this control circuit is determined once sufficient charge is removed from input capacitance C ISS by transistor Q 1 , which is turned on the moment base voltage V Qbe reaches its intrinsic cut-off voltage V γ .
The design constraints for the selection of the control circuit components for steady state operation are based on the operating range of the circuit as well as on component ratings. Specifically, cathode-anode voltage V KA and cathode current I K of error amplifier TL431 are limited to V REF <V KA <36 V and 1 mA<I K <100 mA. Voltage V KA can be expressed as 
GEA ( (4) Since at minimum load, current I K is maximum, as seen from 
The selection of sense resistor R S is limited by its maximum power dissipation, which, if set to 0.1% of circuit's maximum input power 
The selection of resistor R F is limited at minimum load by maximum error current max e i , sense resistor R S , and cut-off voltage V γ ,
where resistor R F should be selected much greater than resistor R S , i.e., R F >> R S . At full load, the selection of resistors R F and R S are further limited by minimum error current min e i and maximum switch current pk S i 1 , (9) The design procedure for the selection of the control circuit components R F , R S , and R B for steady state operation can be broken down to five design steps, summarized in Table 2 . It should be noted that resistor R B , whose value also affects the voltage loop dc gain, should be chosen as low as possible while adhering to step 5 in order to maximize the loop gain. Generally, a 20-Ω resistor serves as a good first iteration for output voltage V O1 less than 35-V. Later, when system stability is considered, the value of resistor R B will be reevaluated.
The design of components R A , C ZCD , and R ZCD can be determined independently from steps 1-7 of Table 2 . For example, the role of resistor R A is to reduce power loss P IC1 of the phototransistor within optocoupler IC 1 , where P IC1 is ( ) The role of capacitor C ZCD is to block dc current during startup, allowing charge to be delivered from the input voltage through start-up resistor R ST until switch S 1 turns on for the first time. Otherwise, capacitor C ZCD merely delays the full turn-on of switch S 1 by increasing the length of time spent by switch S 1 in the constant-current region, which is undesirable from a power conversion efficiency point of view. Therefore, it is recommended that capacitor C ZCD be set ten times greater than input capacitance C ISS . Since capacitors C ZCD and C ISS form a voltage divider at the gate of switch S 1 , steps should be taken to clamp the gate voltage with zener diode ZD 1 to avoid exceeding the terminal voltage rating. The role of resistor R ZCD is to limit power P ZD1 dissipated by zener diode
Generally, voltage V O2 should be chosen high enough to drive switch S 1 into its ohmic region (e.g., V O2 = 12-V to 15-V is often sufficient). The value of start-up resistor R ST is limited by its power dissipation, since a high voltage (approximately equal to input voltage V IN ) is across it at all times. As a good rule of thumb, its power dissipation should be less than 1% of the converters maximum output power.
B. Compensation Calculations
Compensation components C EA1 , C EA2 , and R EA1 of error amplifier TL431 are determined so that the control loop achieves the desired regulation accuracy and dynamic response of the output voltage while maintaining an acceptable phase margin (typically >45 o ) in the entire line and load range. Generally, a good regulation accuracy and fast transient response requires that closed loop T 1 has a high dc gain and high bandwidth. Typically, a dc gain of 20 to 60 dB is sufficient for good regulation accuracy, whereas a crossover frequency (f C ) of less than one-fourth of the minimum switching frequency is usually designed for.
The optimum compensation of the voltage control loop consists of an error amplifier with 2 poles and 1 zero. Error amplifier transfer function G EA (s), given in Table 1 , can be realized with capacitors C EA1 and C EA2 and resistor R EA1 . For a desired crossover frequency f C of loop T 1 , the selection of compensation zero f zcomp1 should equal pole frequency Step 1 Choose max K I based on TL431 current limits
Step 2 Determine max e i from Eq. 9
Step 3 Determine RS from Eq. 6
Step 4 Determine resistor RF from Eq. 7
Step 5 Determine resistor RB from Eq. 5
Step 6 Check min K I from Eq. 8 to ensure within TL431 limits
Step 7 (14) The small-signal block diagram model was verified by comparing it to measurements made on a 5-V, 2-A selfoscillating flyback converter operating from a 400-V nominal dc voltage under full load conditions, as shown in Fig. 7 . As can be seen, both the measured and calculated Bode plots show an excellent agreement up to one-tenth of the minimum switching frequency, i.e., up to 4 kHz, where the minimum switching frequency is equal to 40 kHz. Beyond one-tenth of the switching frequency, the compared phase plots are shown to diverge, possibly due to a right-half-plane RHP zero which is not described by either the small-signal model presented in Table 1 , or by the small-signal model presented in [3] .
III. SUMMARY
A detailed design-oriented steady-state analysis and a complete small-signal model of the self-oscillating flyback converter were presented. It was found that the steady-state operation of the converter can be described by eleven topological stages. Based on this analysis and the smallsignal model, a step-by-step design procedure for a feedback control of the circuit was defined. This design procedure was verified on a 5-V/2-A, off-line experimental circuit. The measured and calculated loop gain of the experimental converter are in a very good agreement. 
